VHDL sintetizable IP's for FPGA/ASIC implementation.